Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2011, Article ID 518602, 19 pages
http://dx.doi.org/10.1155/2011/518602
Research Article

A Dynamic Dual Fixed-Point Arithmetic Architecture for FPGAs

1Department of Electrical and Computer Engineering, The University of New Mexico, Albuquerque, NM 87101, USA
2Space Electronics Branch of the Space Vehicles, Directorate of the Air Force Research Laboratory, NM 87117-5776, USA

Received 17 July 2010; Revised 30 November 2010; Accepted 18 January 2011

Academic Editor: Scott Hauck

Copyright © 2011 G. Alonzo Vera et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. C. T. Ewe, P. Y.K. Cheung, and G. A. Constantinides, “Dual fixed-point: an efficient alternative to floating-point computation,” in Proceedings of International Conference on Field Programmable Logic, vol. 3203 of Lecture Notes in Computer Science, pp. 200–208, 2004.
  2. N. Higham, Accuracy and Stability of Numerical Algorithms, SIAM, Philadelphia, Pa, USA, 2nd edition, 2002.
  3. G. Constantinides, P. Cheung, and W. Luk, Synthesis and Optimization of DSP Algorithms, Kluwer Academic Publishers, Norwell, Mass, USA, 2004.
  4. R. Dembo, S. Eisenstat, and T. Steihaug, “Inexact newton methods,” SIAM Journal on Numerical Analysis, vol. 19, pp. 400–408, 1982. View at Google Scholar
  5. J. Sun, G. D. Peterson, and O. O. Storaasli, “High-performance mixed-precision linear solver for FPGAs,” IEEE Transactions on Computers, vol. 57, no. 12, pp. 1614–1623, 2008. View at Publisher · View at Google Scholar · View at Scopus
  6. G. A. Constantinides and G. J. Woeginger, “The complexity of multiple wordlength assignment,” Applied Mathematics Letters, vol. 15, no. 2, pp. 137–140, 2002. View at Google Scholar · View at Scopus
  7. S. Roy and P. Banerjee, “An algorithm for trading off quantization error with hardware resources for MATLAB-based FPGA design,” IEEE Transactions on Computers, vol. 54, no. 7, pp. 886–896, 2005. View at Publisher · View at Google Scholar · View at Scopus
  8. M. A. Cantin, Y. Savaria, and P. Lavoie, “A comparison of automatic word length optimization procedures,” in Proceedings of the IEEE International Symposium on Circuits and Systems, vol. 2, pp. 612–615, May 2002. View at Scopus
  9. Altera, “Implementation of CORDIC-Based QRD-RLS Algorithm on Altera Stratix FPGA with Embedded Nios Soft Processor Technology,” March 2004.
  10. R. Uribe and T. Cesear, “Implementing matrix inversions in fixed-point hardware,” DSP Magazine, October 2005. View at Google Scholar
  11. W. Ling and Y. Savaria, “Variable-precision multiplier for equalizer with adaptive modulation,” in Proceedings of the 47th Midwest Symposium on Circuits and Systems, vol. 1, pp. 553–556, July 2004. View at Scopus
  12. G. A. Constantinides, P. Y. K. Cheung, and W. Luk, “Optimum and heuristic synthesis of multiple word-length architectures,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 1, pp. 39–57, 2005. View at Publisher · View at Google Scholar · View at Scopus
  13. G. A. Constantinides, P. Y. K. Cheung, and W. Luk, “Wordlength optimization for linear digital signal processing,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 10, pp. 1432–1442, 2003. View at Publisher · View at Google Scholar · View at Scopus
  14. R. Moore, Interval Analysis, Prentice Hall, Englewood Cliffs, NJ, USA, 1966.
  15. L. H. de Figueiredo and J. Stolfi, “Affine arithmetic: concepts and applications,” Numerical Algorithms, vol. 37, no. 1–4, pp. 147–158, 2004. View at Publisher · View at Google Scholar · View at Scopus
  16. D. U. Lee, A. A. Gaffar, R. C. C. Cheung, O. Mencer, W. Luk, and G. A. Constantinides, “Accuracy-guaranteed bit-width optimization,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 10, pp. 1990–1999, 2006. View at Publisher · View at Google Scholar · View at Scopus
  17. D. Handelman, “Representing polynomials by positive linear functions on compact convex polyhedra,” Pacific Journal of Mathematics, vol. 132, no. 1, pp. 35–62, 1988. View at Google Scholar
  18. D. Boland and G. A. Constantinides, “Automated precision analysis: a polynomial algebraic approach,” in Proceedings of the 18th IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM '10), pp. 157–164, May 2010. View at Publisher · View at Google Scholar · View at Scopus
  19. K. Bondalapati and V. K. Prasanna, “Reconfigurable computing systems,” Proceedings of the IEEE, vol. 90, no. 7, pp. 1201–1217, 2002. View at Publisher · View at Google Scholar · View at Scopus
  20. K. Bondalapati and V. K. Prasanna, “Dynamic precision management for loop computations on reconfigurable architectures,” in Proceedings of the 7th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCMM '99), pp. 249–259, April 1999. View at Scopus
  21. A. R. Lopes, A. Shahzad, G. A. Constantinides, and E. C. Kerrigan, “More flops or more precision? Accuracy parameterizable linear equation solvers for model predictive control,” in Proceedings of the 17th IEEE Symposium on Field Programmable Custom Computing Machines (FCCM '09), pp. 209–216, April 2009. View at Publisher · View at Google Scholar · View at Scopus
  22. R. Hartenstein, “A decade of reconfigurable computing: a visionary retrospective,” in Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe, pp. 642–649, Munich, Germany, 2001. View at Publisher · View at Google Scholar
  23. K. Compton and S. Hauck, “Reconfigurable computing: a survey of systems and software,” ACM Computing Surveys, vol. 34, no. 2, pp. 171–210, 2002. View at Publisher · View at Google Scholar · View at Scopus
  24. B. Radunović and V. Milutinović, “A survey of reconfigurable computing architectures,” in Proceedings of the 8th International Workshop on Field-Programmable Logic and Applications (FPL '98), vol. 1482 of Lecture Notes in Computer Science, pp. 376–385, 1998.
  25. T. J. Todman, G. A. Constantinides, S. J. E. Wilton, O. Mencer, W. Luk, and P. Y. K. Cheung, “Reconfigurable computing: architectures and design methods,” IEE Proceedings on Computers and Digital Techniques, vol. 152, no. 2, pp. 193–207, 2005. View at Publisher · View at Google Scholar · View at Scopus
  26. R. Tessier and W. Burleson, “Reconfigurable computing for digital signal processing: a survey,” Journal of VLSI Signal Processing, vol. 28, no. 1-2, pp. 7–27, 2001. View at Publisher · View at Google Scholar · View at Scopus
  27. A. Shoa and S. Shirani, “Run-time reconfigurable systems for digital signal processing applications: a survey,” Journal of VLSI Signal Processing, vol. 39, no. 3, pp. 213–235, 2005. View at Publisher · View at Google Scholar · View at Scopus
  28. M. J. Wirthlin and B. L. Hutchings, “A dynamic instruction set computer,” in Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 99–107, Napa Valley, Calif, USA, April 1995. View at Publisher · View at Google Scholar · View at Scopus
  29. A. Dehon, Reconfigurable architectures for general-purpose computing, Ph.D. thesis, Massachusetts Institute of Technology Artificial Intelligence Laboratory, October 1996.
  30. J. Resano, D. Mozos, F. Catthoor, and D. Verkest, “A reconfiguration manager for dynamically reconfigurable hardware,” IEEE Design and Test of Computers, vol. 22, no. 5, pp. 452–460, 2005. View at Publisher · View at Google Scholar · View at Scopus
  31. P. Lysaght, B. Blodget, J. Mason, J. Young, and B. Bridgford, “Invited paper: enhanced architectures, design methodologies and CAD tools for dynamic reconfiguration of Xilinx FPGAS,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '06), pp. 12–17, August 2006. View at Publisher · View at Google Scholar · View at Scopus
  32. Xilinx, “Virtex-4 Configuration Guide (UG071),” 2006. View at Google Scholar
  33. G. Golub and C. Van Loan, Matrix Computations, Johns Hopkins, Baltimore, Md, USA, 1996.
  34. T. Tuan and S. Trimberger, “The power of FPGA architectures: the present and future of low-power FPGA design,” Xcell Journal, 2007. View at Google Scholar
  35. C. T. Ewe, P. Y. K. Cheung, and G. A. Constantinides, “Error modelling of dual fixed-point arithmetic and its application in field programmable logic,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '05), pp. 124–129, August 2005. View at Publisher · View at Google Scholar · View at Scopus
  36. G. Strang, Computational Science and Engineering, Wellesley-Cambridge Press, Wellesley, Mass, USA, 2007.
  37. G. Strang, Linear Algebra and Its Applications, Harcourt Brace Jovanovich, San Diego, Calif, USA, 3rd edition, 1988.
  38. P. I. Davies and N. J. Higham, “Numerically stable generation of correlation matrices and their factors,” BIT Numerical Mathematics, vol. 40, no. 4, pp. 640–651, 2000. View at Google Scholar · View at Scopus
  39. H. Stark and J. Woods, Probability, Random Process, and Estimation Theory for Engineers, Prentice Hall, Englewood Cliffs, NJ, USA, 2nd edition, 1994.