Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2011, Article ID 546962, 13 pages
http://dx.doi.org/10.1155/2011/546962
Research Article

Boosting Parallel Applications Performance on Applying DIM Technique in a Multiprocessing Environment

1Instituto de Informática, Universidade Federal do Rio Grande do Sul, 91501-970 Porto Alegre, RS, Brazil
2Instituto de Informática, Pontifícia Universidade Católica de Minas Gerais, 30535-901 Belo Horizonte, MG, Brazil

Received 11 August 2010; Revised 14 January 2011; Accepted 14 February 2011

Academic Editor: Aravind Dasu

Copyright © 2011 Mateus B. Rutzig et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. D. W. Wall, “Limits of instruction-level parallelism,” ACM SIGPLAN Notices, vol. 26, no. 4, pp. 176–188, 1991. View at Publisher · View at Google Scholar
  2. J. Mak and A. Mycroft, “Limits of instruction data dependence graphs,” in Proceedings of the 7th International Workshop on Dynamic Analysis (WODA '09), Chicago, Ill, USA, July 2009.
  3. V. Baumgarte, G. Ehlers, F. May, A. Nückel, M. Vorbach, and M. Weinhardt, “PACT XPP—a self-reconfigurable data processing architecture,” Journal of Supercomputing, vol. 26, no. 2, pp. 167–184, 2003. View at Publisher · View at Google Scholar
  4. S. J. Patel and S. S. Lumetta, “rePLay: a hardware framework for dynamic optimization,” IEEE Transactions on Computers, vol. 50, no. 6, pp. 590–608, 2001. View at Publisher · View at Google Scholar
  5. J. R. Hauser and J. Wawrzynek, “Garp: a MIPS processor with a reconfigurable coprocessor,” in Proceedings of the 5th IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '97), pp. 12–21, IEEE Computer Society, Napa Valley, Calif, USA, 1997. View at Publisher · View at Google Scholar
  6. R. Lysecky, G. Stitt, and F. Vahid, “Warp processors,” in Proceedings of the 41st Annual Conference on Design Automation (DAC '04), pp. 659–681, ACM, New York, NY, USA, 2004.
  7. K. Olukotun, Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency, Morgan and Claypool Publishers, 1st edition, 2007.
  8. A. C. S. Beck, M. B. Rutzig, G. Gaydadjiev, and L. Carro, “Transparent reconfigurable acceleration for heterogeneous embedded applications,” in Proceedings of the Design, Automation and Test in Europe (DATE '08), pp. 1208–1213, March 2008. View at Publisher · View at Google Scholar
  9. G. Stitt and F. Vahid, “Thread warping: a framework for dynamic synthesis of thread accelerators,” in Proceedings of the 5th IEEE/ACM International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '07), ACM, Salzburg, Austria, September-October 2007.
  10. G. J. Smit, A. B. Kokkeler, P. T. Wolkotte, and M. D. van de Burgwal, “Multi-core architectures and streaming applications,” in Proceedings of the International Workshop on System Level Interconnect Prediction (SLIP '08), pp. 35–42, ACM, Newcastle, UK, April 2008.
  11. M. A. Watkins, M. J. Cianchetti, and D. H. Albonesi, “Shared reconfigurable architectures for CMPS,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '08), pp. 299–304, September 2008. View at Publisher · View at Google Scholar
  12. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown, “MiBench: a free, commercially representative embedded benchmark suite,” in Proceedings of the IEEE International Workshop Workload Characterization (WWC '01), pp. 3–14, Washington, DC, USA, December 2001.
  13. Y. Song, S. Kalogeropulos, and P. Tirumalai, “Design and implementation of a compiler framework for helper threading on multi-core processors,” in Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques (PACT '05), pp. 99–109, IEEE Computer Society, Washington, DC, USA, September 2005.
  14. M. Zagha, B. Larson, S. Turner, and M. Itzkowitz, “Performance analysis using the MIPS R10000 performance counters,” in Proceedings of the ACM/IEEE Conference on Supercomputing, p. 16, IEEE Computer Society, Pittsburgh, Pa, USA, January 1996. View at Publisher · View at Google Scholar
  15. T. Roirdan, G. P. Grewal, S. Hsu et al., “System design using the MIPS R3000/3010 RISC chipset,” in Proceedings of the 34th IEEE Computer Society International Conference on Intellectual Leverage, Digest of Papers (COMPCON '89), pp. 494–498, San Francisco, Calif, USA, 1989. View at Publisher · View at Google Scholar
  16. C. Rowen, M. Johnson, and P. Ries, “The MIPS R3010 floating-point coprocessor,” IEEE Micro, vol. 8, no. 3, pp. 53–62, 1988. View at Publisher · View at Google Scholar
  17. K. C. Yeager, “The Mips R10000 superscalar microprocessor,” IEEE Micro, vol. 16, no. 2, pp. 28–40, 1996. View at Publisher · View at Google Scholar
  18. http://blogs.intel.com/research/2007/07/inside_the_terascale_many_core.php.
  19. K. Compton and S. Hauck, “Reconfigurable computing: a survey of systems and software,” ACM Computing Surveys, vol. 34, no. 2, pp. 171–210, 2002. View at Publisher · View at Google Scholar
  20. A. C. Beck and L. Carro, Dynamic Reconfigurable Architectures and Transparent Optimization Techniques, Springer, New York, NY, USA, 2009.
  21. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, “The SPLASH-2 programs: characterization and methodological considerations,” in Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA '95), pp. 24–36, ACM, S. Margherita Ligure, Italy, June 1995.
  22. C. Bienia, S. Kumar, J. P. Singh, and K. Li, “The PARSEC benchmark suite: characterization and architectural implications,” in Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (PACT '08), pp. 72–81, ACM, Toronto, Canada, October 2008.
  23. A. J. Dorta, C. Rodriguez, F. D. Sande, and A. Gonzalez-Escribano, “The OpenMP source code repository,” in Proceedings of the 13th Euromicro Conference on Parallel, Distributed and Network-Based Processing (PDP '05), pp. 244–250, IEEE Computer Society, Washington, DC, USA, February 2005.
  24. M. Monchiero, J. Ahn, A. Falcón, D. Ortega, and P. Faraboschi, “How to simulate 1000 cores,” ACM SIGARCH Computer Architecture, vol. 37, no. 2, pp. 10–19, 2009. View at Publisher · View at Google Scholar
  25. P. S. Magnusson, M. Christensson, J. Eskilson et al., “Simics: a full system simulation platform,” Computer, vol. 35, no. 2, pp. 12–58, 2002. View at Publisher · View at Google Scholar
  26. M. B. Rutzig, A. C. Beck, and L. Carro, “Dynamically adapted low power ASIPs,” in Proceedings of the 5th International Workshop on Reconfigurable Computing: Architectures, Tools and Applications, J. Becker, R. Woods, P. Athanas, and F. Morgan, Eds., vol. 5453 of Lecture Notes In Computer Science, pp. 110–122, Springer, Karlsruhe, Germany, March 2009.