An FPGA-Based Adaptable 200 MHz Bandwidth Channel Sounder for Wireless Communication Channel Characterisation

Figure 10

Block diagram of the PMC VHDL design.