Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2011 (2011), Article ID 972375, 16 pages
http://dx.doi.org/10.1155/2011/972375
Research Article

On Self-Timed Circuits in Real-Time Systems

Department of Computer Engineering, Embedded Computing Systems Group, Vienna University of Technology, Treitlstraße 3, 1040 Vienna, Austria

Received 6 August 2010; Accepted 8 January 2011

Academic Editor: Michael Hübner

Copyright © 2011 Markus Ferringer. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. C. J. Myers, Asynchronous Circuit Design, John Wiley & Sons, New York, NY, USA, 2001.
  2. J. Sparso and S. Furber, Principles of Asynchronous Circuit Design—A Systems Perspective, Kluwer Academic Publishers, Boston, Mass, USA, 2001.
  3. N. Miskov-Zivanov and D. Marculescu, “A systematic approach to modeling and analysis of transient faults in logic circuits,” in Proceedings of the 10th International Symposium on Quality Electronic Design (ISQED '09), pp. 408–413, March 2009. View at Publisher · View at Google Scholar · View at Scopus
  4. H. Kopetz and G. Grundsteidl, “TPP—a time-triggered protocol for fault-tolerant real-time systems,” in Proceedings of the 23rd International Symposium on Fault-Tolerant Computing (FTCS '93), pp. 524–533, June 1993. View at Scopus
  5. H. Kopetz, Real-Time Systems: Design Principles for Distributed Embedded Applications, Kluwer Academic Publishers, Boston, Mass, USA, 1997.
  6. AS8202NF—TTP-C2NF Communication Controller, TTTech Computertechnik AG, Revision 2.1 edition, http://www.austriamicrosystems.com/.
  7. M. E. Dean, T. E. Williams, and D. L. Dill, “Efficient self-timing with level-encoded 2-phase dual-rail (LEDR),” in Proceedings of the University of California/Santa Cruz Conference on Advanced Research in VLSI, pp. 55–70, MIT Press, 1991.
  8. A. J. McAuley, “Four state asynchronous architectures,” IEEE Transactions on Computers, vol. 41, no. 2, pp. 129–142, 1992. View at Publisher · View at Google Scholar · View at Scopus
  9. D. H. Linder and J. C. Harden, “Phased logic: supporting the synchronous design paradigm with delay-insensitive circuitry,” IEEE Transactions on Computers, vol. 45, no. 9, pp. 1031–1044, 1996. View at Google Scholar · View at Scopus
  10. K. M. Fant and S. A. Brandt, “NULL Convention LogicTM: a complete and consistent logic for asynchronous digital circuit synthesis,” in Proceedings of International Conference on Application-Specific Systems, Architectures and Processors (ASAP '96), pp. 261–273, Chicago, Ill, USA, August 1996.
  11. M. Ferringer, “Coupling asynchronous signals into asynchronous logic,” in Proceedings of the 17th Austrian Workshop on Microelectronics (Austrochip '09), Graz, Austria, October 2009.
  12. M. Simlastik and V. Stopjakova, “Automated synchronous-to-asynchronous circuits conversion: a survey,” in Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation, vol. 5349 of Lecture Notes in Computer Science, pp. 348–358, 2009. View at Publisher · View at Google Scholar
  13. J. Lechner, Implementation of a design tool for generation of FSL circuits, M.S. thesis, Technische Universität Wien, Institut für Technische Informatik, Vienna, Austria, 2008.
  14. Maxim-IC, “Microcontroller Clock-Crystal, Resonator, RC Oscillator, or Silicon Oscillator?” application Note 2154, 2003, http://www.maximic.com/appnotes.cfm/an_pk/2154.
  15. F. Bala and T. Nandy, “Programmable high frequency RC oscillator,” in Proceedings of the 18th International Conference on VLSI Design: Power Aware Design of VLSI Systems, pp. 511–515, January 2005. View at Scopus
  16. A. J. Winstanley, A. Garivier, and M. R. Greenstreet, “An event spacing experiment,” in Proceedings of International Symposium on Asynchronous Circuits and Systems, pp. 47–56, Manchester, UK, April 2002.
  17. S. Fairbanks and S. Moore, “Analog micropipeline rings for high precision timing,” in Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems, vol. 10, pp. 41–50, April 2004. View at Scopus
  18. M. Ferringer, G. Fuchs, A. Steininger, and G. Kempf, “VLSI implementation of a fault-tolerant distributed clock generation,” in Proceedings of the 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT '06), pp. 563–571, Arlington, Va, USA, October 2006. View at Publisher · View at Google Scholar
  19. S. Fairbanks and S. Moore, “Self-timed circuitry for global clocking,” in Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC '05), pp. 86–96, March 2005. View at Scopus
  20. V. Zebilis and C. P. Sotiriou, “Controlling event spacing in self-timed rings,” in Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC '05), pp. 109–115, March 2005. View at Scopus
  21. J. Ebergen, S. Fairbanks, and I. Sutherland, “Predicting performance of micropipelines using charlie diagrams,” in Proceedings of the 4th International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 238–246, San Deigo, Calif, USA, March-April 1998.
  22. Tektronix, “Understanding and Characterizing Timing Jitter,” 2003. View at Google Scholar
  23. M. Shimanouchi, “An approach to consistent jitter modeling for various jitter aspects and measurement methods,” in Proceedings of International Test Conference, pp. 848–857, Baltimore, Md, USA, October-November 2001.
  24. I. Zamek and S. Zamek, “Definitions of jitter measurement terms and relationships,” in Proceedings of IEEE International Test Conference (ITC '05), pp. 25–34, November 2005. View at Publisher · View at Google Scholar · View at Scopus
  25. D. W. Allan, N. Ashby, and C. C. Hodge, The Science of Timekeeping, application Note 1289, 1997, http://www.allanstime.com/Publications/DWA/Science_Timekeeping/TheScienceOfTimekeeping.pdf.
  26. D. A. Howe, “Interpreting oscillatory frequency stability plots,” in Proceedings of the IEEE International Frequency Control Symposium and PDA Exhibition, pp. 725–732, May 2002. View at Scopus
  27. B. Butka and R. Morley, “Simultaneous switching noise and safety critical airborne hardware,” in Proceedings of IEEE Southeastcon, pp. 439–442, March 2009. View at Publisher · View at Google Scholar · View at Scopus