Using Partial Reconfiguration and Message Passing to Enable FPGA-Based Generic Computing Platforms

Figure 6

Static registers and decoupling logic between SR and RR.