Redesigned-Scale-Free CORDIC Algorithm Based FPGA Implementation of Window Functions to Minimize Area and Latency

<table>Pipeline stage of new redesigned CORDIC processor.</table>

International Journal of Reconfigurable Computing

Figure 4: Redesigned-Scale-Free CORDIC Algorithm Based FPGA Implementation of Window Functions to Minimize Area and Latency 