Redesigned-Scale-Free CORDIC Algorithm Based FPGA Implementation of Window Functions to Minimize Area and Latency

Figure 8

Comparison of delay of the proposed design with existing designs operating at maximum clock frequency.