Cellular Automata-Based Parallel Random Number Generators Using FPGAs

Figure 6

Schematic of a hybrid CA/LFSR FPGA implementation. SR16 represent the LUT-based 16-bit shift registers. Combined with the flip-flops (FFs), it forms a 37-bit LFSR.