Configurable Transmitter and Systolic Channel Estimator Architectures for Data-Dependent Superimposed Training Communications Systems

<table>Data-dependent sequence generator submodule. (a) Simplified architecture; (b) pictorial representation of the <svg height="15.1125" id="M151" style="vertical-align:-2.3205pt" version="1.1" viewbox="0 0 27.475 15.1125" width="27.475" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g transform="matrix(.017,-0,0,-.017,.062,12.162)"><path d="M391 364q0 -28 -20.5 -53.5t-50 -43.5t-70 -34t-73.5 -25t-68 -17v-29q0 -48 20 -81t65 -33q73 0 157 76l16 -23q-107 -113 -221 -113q-21 0 -40.5 6.5t-39 22t-31.5 47t-12 75.5q0 69 33.5 139.5t95.5 114.5q77 55 143 55q42 0 69 -24.5t27 -59.5zM313 350
q0 26 -14.5 40.5t-37.5 14.5q-32 0 -44 -7q-82 -46 -104 -175q200 49 200 127z" id="x1D452"></path></g><g transform="matrix(.017,-0,0,-.017,7.1,12.162)"><path d="M300 -147l-18 -23q-106 71 -159 185.5t-53 254.5v1q0 139 53 252.5t159 186.5l18 -24q-74 -62 -115.5 -173.5t-41.5 -242.5q0 -130 41.5 -242.5t115.5 -174.5z" id="x28"></path></g><g transform="matrix(.017,-0,0,-.017,12.982,12.162)"><path d="M480 416q0 -21 -18 -41q-9 -11 -17 -7q-20 9 -42 9q-62 0 -140 -78q23 -69 88 -192q17 -31 27 -42t20 -11q16 0 62 46l17 -20q-64 -92 -119 -92q-35 0 -70 66q-41 73 -84 187q-36 -30 -62 -61q-27 -115 -35 -172q-41 -8 -78 -20l-6 6l140 612q7 28 0.5 34t-37.5 7l-34 1
l5 26q38 4 74 13.5t57 17t25 7.5q12 0 4 -32l-104 -443h2q35 38 97 93q39 35 65.5 56t62 41.5t58.5 20.5q19 0 30.5 -10t11.5 -22z" id="x1D458"></path></g><g transform="matrix(.017,-0,0,-.017,21.532,12.162)"><path d="M275 270q0 -296 -211 -440l-19 23q75 62 116.5 174t41.5 243t-42 243t-116 173l19 24q211 -144 211 -440z" id="x29"></path></g>
</svg> sequence generation.</table>

International Journal of Reconfigurable Computing

fig7

Figure 7

Figure 7: Configurable Transmitter and Systolic Channel Estimator Architectures for Data-Dependent Superimposed Training Communications Systems 