Research Article

Adaptive Multiclient Network-on-Chip Memory Core: Hardware Architecture, Software Abstraction Layer, and Application Exploration

Figure 6

Overview of the adaptive memory core with four NPIs and two Star-Wheels NI ports.
298561.fig.006