A Dynamically Reconfigured Multi-FPGA Network Platform for High-Speed Malware Collection

Figure 8

Structure of the internal control header.