Object Recognition and Pose Estimation on Embedded Hardware: SURF-Based System Designs Accelerated by FPGA Logic

Figure 7

Structure of one Difference Element for calculating the filter values of 𝐷_𝑥𝑥, 𝐷_𝑦𝑦, and 𝐷_𝑥𝑦.