Research Article

Throughput Analysis for a High-Performance FPGA-Accelerated Real-Time Search Application

Figure 4

Ferrers diagram for the conjugate partition .
507173.fig.004