An Evaluation of an Integrated On-Chip/Off-Chip Network for High-Performance Reconfigurable Computing

Figure 14

Single ML410 base system configuration for MAcc Array with AIREN.