An Evaluation of an Integrated On-Chip/Off-Chip Network for High-Performance Reconfigurable Computing

Figure 16

Block diagram of hardware core and its performance monitoring infrastructure.