An Optimization-Based Reconfigurable Design for a 6-Bit 11-MHz Parallel Pipeline ADC with Double-Sampling S&H

Figure 16

OTA offset and input DR simulations.

(a)

(b)