Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2012, Article ID 786205, 17 pages
http://dx.doi.org/10.1155/2012/786205
Research Article

An Optimization-Based Reconfigurable Design for a 6-Bit 11-MHz Parallel Pipeline ADC with Double-Sampling S&H

Laboratory of Integrable Systems (LSI), Polytechnic School, University of São Paulo, 05403-900 São Paulo, SP, Brazil

Received 17 February 2012; Accepted 22 May 2012

Academic Editor: Alisson Brito

Copyright © 2012 Wilmar Carvajal and Wilhelmus Van Noije. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. J. Oliveira, J. Goes, M. Figueiredo, E. Santin, J. Fernandes, and J. Ferreira, “An 8-bit 120-MS/s interleaved CMOS pipeline ADC based on MOS parametric amplification,” IEEE Transactions on Circuits and Systems II, vol. 57, no. 2, pp. 105–109, 2010. View at Publisher · View at Google Scholar · View at Scopus
  2. N. Petrellis, M. Birbas, J. Kikidis, and A. Birbas, “Asynchronous ADC with configurable resolution and binary tree structure,” in Proceedings of the 4th International Symposium on Communications, Control, and Signal Processing (ISCCSP '10), pp. 1–4, March 2010. View at Publisher · View at Google Scholar · View at Scopus
  3. B. Xia, A. Valdes-Garcia, and E. Sánchez-Sinencio, “A 10-bit 44-MS/s 20-mW configurable time-interleaved pipeline ADC for a dual-mode 802.11b/bluetooth receiver,” IEEE Journal of Solid-State Circuits, vol. 41, no. 3, pp. 530–539, 2006. View at Publisher · View at Google Scholar · View at Scopus
  4. B. Xia, Analog-to-digital interface design for wireless receivers [Ph.D. thesis], Texas and A&M University, 2004.
  5. M. Waltari, Circuit techniques for low-voltage and high speed A/D converters [Ph.D. thesis], Helsinki University of Technology, 2002.
  6. J. Kim, S. Limotyrakis, and C. K. K. Yang, “Multilevel power optimization of pipelined A/D converters,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 19, no. 5, pp. 832–845, 2011. View at Publisher · View at Google Scholar · View at Scopus
  7. W. Carvajal and W. M. V. Noije, “Time-interleaved pipeline ADC design: a reconfigurable approach supported by optimization,” in Proceedings of the 24th Symposium on Integrated Circuits and System Design (SBCCI '11), pp. 17–22, ACM, João Pessoa, Brazil, September 2011.
  8. L. Sumanen, Pipeline analog-to-digital converters for wide-band wireless communications [Ph.D. thesis], Helsinki University of Technology, 2002.
  9. J. Yuan and C. Svensson, “New single-clock CMOS latches and flipflops with improved speed and power savings,” IEEE Journal of Solid-State Circuits, vol. 32, no. 1, pp. 62–69, 1997. View at Google Scholar · View at Scopus
  10. M. Del Mar Hershenson, “Design of pipeline analog-to-digital converters via geometric programming,” in Proceedings of IEEE/ACM International Conference on Computer Aided Design (ICCAD '02), pp. 317–324, November 2002. View at Publisher · View at Google Scholar · View at Scopus
  11. M. Del Mar Hershenson, CMOS analog circuit design via geometric programing, [Ph.D. thesis], Stanford University, 1999.
  12. W. Carvajal, E. Roa, and W. M. V. Noije, “A 23 MHz GBW 460 μW folded cascode OTA for a sample and hold circuit using double sampling technique,” in Proceedings of the Conference on Integrated Circuits and Systems (DCIS '08), Grenoble, France, Novembre 2008.
  13. B. Wicht, T. Nirschl, and D. Schmitt-Landsiedel, “Yield and speed optimization of a latch-type voltage sense amplifier,” IEEE Journal of Solid-State Circuits, vol. 39, no. 7, pp. 1148–1158, 2004. View at Publisher · View at Google Scholar · View at Scopus