Performance Modeling for FPGAs: Extending the Roofline Model with High-Level Synthesis Tools

Figure 6

Superimposed performance models of one FPGA (dashed lines) and two FPGAs (continuous lines) of dilation using ROCCC.