Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2013, Article ID 517947, 12 pages
Research Article

An Asynchronous FPGA Block with Its Tech-Mapping Algorithm Dedicated to Security Applications

Laboratoire TIMA, 46 Avenue Félix Viallet, 38031 Grenoble, France

Received 6 September 2012; Revised 26 November 2012; Accepted 9 December 2012

Academic Editor: Michael Hübner

Copyright © 2013 Taha Beyrouthy and Laurent Fesquet. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.


This paper presents an FPGA tech-mapping algorithm dedicated to security applications. The objective is to implement—on a full-custom asynchronous FPGA—secured functions that need to be robust against side-channel attacks (SCAs). The paper briefly describes the architecture of this FPGA that has been designed and prototyped in CMOS 65 nm to target various styles of asynchronous logic including 2-phase and 4-phase communication protocols and 1-of-n data encoding. This programmable architecture is designed to be electrically balanced in order to fit the security requirements. It allows fair comparisons between different styles of asynchronous implementations. In order to illustrate the FPGA flexibility and security, a case study has been implemented in 2-phase and 4-phase Quasi-Delay-Insensitive (QDI) logic.