517947.fig.0014
Figure 14: Current profiles of Figure 8 DES submodule block implemented on the secure FPGA.