An Asynchronous FPGA Block with Its Tech-Mapping Algorithm Dedicated to Security Applications

Figure 17

Outputs of Figure 8 DES submodule block implemented on a standard model FPGA.