517947.fig.0017
Figure 17: Outputs of Figure 8 DES submodule block implemented on a standard model FPGA.