Impact of Dual Placement and Routing on WDDL Netlist Security in FPGA

Figure 16

Double-wire routing graph.