Impact of Dual Placement and Routing on WDDL Netlist Security in FPGA

Figure 17

Ratio between interconnect capacitances at true and false nets in WDDL DES design.