Research Article

Frequency Optimization Objective during System Prototyping on Multi-FPGA Platform

Figure 2

Combinatorial hop example.
853510.fig.002a
(a) Partitioning solution with cut signals = 2, combi-hop = 2
853510.fig.002b
(b) Partitioning solution with cut signals = 1, combi-hop = 1