279673.fig.005
Figure 5: Fitness states of a design configuration during a circuit’s lifetime.