Architecture and Application-Aware Management of Complexity of Mapping Multiplication to FPGA DSP Blocks in High Level Synthesis

Figure 4

DSP48E1 architecture in Xilinx Virtex-6 [2].