Architecture and Application-Aware Management of Complexity of Mapping Multiplication to FPGA DSP Blocks in High Level Synthesis

Table 8

Contributing rows for < .

Column	Condition	Contributing rows (each row contributes 1 partial product element to the column)
		to
		to
		to