Research Article

Hardware-Efficient Design of Real-Time Profile Shape Matching Stereo Vision Algorithm on FPGA

Figure 9

Approximate FPGA resource usage breakdown by block for the profile shape matching hardware design.
945926.fig.009