Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2015, Article ID 314358, 15 pages
http://dx.doi.org/10.1155/2015/314358
Research Article

AC_ICAP: A Flexible High Speed ICAP Controller

1Departament Microelectrònica i Sistemes Electrònics, Universitat Autònoma de Barcelona (IEEC-UAB), Bellaterra, 08193 Barcelona, Spain
2Institut de Microelectrònica de Barcelona (CNM-CSIC), Bellaterra, 08193 Barcelona, Spain

Received 21 August 2015; Revised 12 November 2015; Accepted 19 November 2015

Academic Editor: Michael Hübner

Copyright © 2015 Luis Andres Cardona and Carles Ferrer. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. Keysight Technologies, M9451A-DPD PXIe Measurement Accelerator, 2015.
  2. Xilinx, 7 Series FPGAs Overview DS180 (v1.16.1), Xilinx, 2014.
  3. Altera, A New FPGA Architecture and Leading-Edge FinFET Process Technology Promise to Meet Next Generation System Requirements WP-01220-1.1, Altera, San Jose, Calif, USA, 2015.
  4. Xilinx, LogiCORE IP XPS HWICAP (v5.01a) DS586, Xilinx, 2011.
  5. L. A. Cardona, J. Agrawal, Y. Guo, J. Oliver, and C. Ferrer, “Performance-area improvement by partial reconfiguration for an aerospace remote sensing application,” in Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig '11), pp. 497–500, Cancun, Mexico, November-December 2011. View at Publisher · View at Google Scholar · View at Scopus
  6. C. Claus, R. Ahmed, F. Altenried, and W. Stechele, “Towards rapid dynamic partial reconfiguration in video-based driver assistance systems,” in Reconfigurable Computing: Architectures, Tools and Applications, P. Sirisuk, F. Morgan, T. El-Ghazawi, and H. Amano, Eds., vol. 5992 of Lecture Notes in Computer Science, pp. 55–67, Springer, Berlin, Germany, 2010. View at Google Scholar
  7. S. Bhandari, S. Subbaraman, S. Pujari et al., “High speed dynamic partial reconfiguration for real time multimedia signal processing,” in Proceedings of the 15th Euromicro Conference on Digital System Design (DSD '12), pp. 319–326, Izmir, Turkey, September 2012. View at Publisher · View at Google Scholar
  8. IBM, 128-Bit Processor Local Bus Architecture Specifications, IBM Corporation, Armonk, NY, USA, 2007.
  9. K. Glette and P. Kaufmann, “Lookup table partial reconfiguration for an evolvable hardware classifier system,” in Proceedings of the IEEE Congress on Evolutionary Computation (CEC '14), pp. 1706–1713, Beijing, China, July 2014. View at Publisher · View at Google Scholar · View at Scopus
  10. L. Sterpone and M. Violante, “A new partial reconfiguration-based fault-injection system to evaluate SEU effects in SRAM-based FPGAs,” IEEE Transactions on Nuclear Science, vol. 54, no. 4, pp. 965–970, 2007. View at Publisher · View at Google Scholar · View at Scopus
  11. M. Liu, W. Kuehn, Z. Lu, and A. Jantsch, “Run-time partial reconfiguration speed investigation and architectural design space exploration,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '09), pp. 498–502, August 2009.
  12. C. Claus, B. Zhang, W. Stechele, L. Braun, M. Hübner, and J. Becker, “A multi-platform controller allowing for maximum dynamic partial reconfiguration throughput,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '08), pp. 535–538, Heidelberg, Germany, September 2008. View at Publisher · View at Google Scholar · View at Scopus
  13. M. Hübner, D. Göhringer, J. Noguera, and J. Becker, “Fast dynamic and partial reconfiguration data path with low hardware overhead on Xilinx FPGAs,” in Proceedings of the IEEE International Symposium on Parallel and Distributed Processing, Workshops and Phd Forum (IPDPSW '10), pp. 1–8, IEEE, Atlanta, Ga, USA, April 2010. View at Publisher · View at Google Scholar · View at Scopus
  14. S. Lamonnier, M. Thoris, and M. Ambielle, “Accelerate partial reconfiguration with a 100% hardware solution,” Xcell Journal, no. 79, pp. 44–49, 2012. View at Google Scholar
  15. J. Tarrillo, F. A. Escobar, F. L. Kastensmidt, and C. Valderrama, “Dynamic partial reconfiguration manager,” in Proceedings of the IEEE 5th Latin American Symposium on Circuits and Systems (LASCAS '14), pp. 1–4, IEEE, Santiago, Chile, February 2014. View at Publisher · View at Google Scholar · View at Scopus
  16. V. Lai and O. Diessel, “ICAP-I: a reusable interface for the internal reconfiguration of Xilinx FPGAs,” in Proceedings of the International Conference on Field-Programmable Technology (FPT '09), pp. 357–360, Sydney, Australia, December 2009. View at Publisher · View at Google Scholar · View at Scopus
  17. M. Straka, J. Kastil, and Z. Kotasek, “Generic partial dynamic reconfiguration controller for fault tolerant designs based on FPGA,” in Proceedings of the 28th Norchip Conference (NORCHIP '10), pp. 1–4, IEEE, Tampere, Finland, November 2010. View at Publisher · View at Google Scholar · View at Scopus
  18. S. G. Hansen, D. Koch, and J. Torresen, “High speed partial run-time reconfiguration using enhanced ICAP hard macro,” in Proceedings of the 25th IEEE International Parallel and Distributed Processing Symposium, Workshops and Phd Forum (IPDPSW '11), pp. 174–180, Shanghai, China, May 2011. View at Publisher · View at Google Scholar · View at Scopus
  19. Xilinx, AXI HWICAP v3.0, Xilinx, San Jose, Calif, USA, 2015.
  20. A. Ebrahim, K. Benkrid, X. Iturbe, and C. Hong, “A novel high-performance fault-tolerant ICAP controller,” in Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems (AHS '12), pp. 259–263, IEEE, Erlangen, Germany, June 2012. View at Publisher · View at Google Scholar · View at Scopus
  21. A. Ebrahim, T. Arslan, and X. Iturbe, “On enhancing the reliability of internal configuration controllers in FPGAs,” in Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems (AHS '14), pp. 83–88, IEEE, Leicester, UK, July 2014. View at Publisher · View at Google Scholar · View at Scopus
  22. J. Heiner, N. Collins, and M. Wirthlin, “Fault tolerant ICAP controller for high-reliable internal scrubbing,” in Proceedings of the IEEE Aerospace Conference, pp. 1–10, IEEE, Big Sky, Mont, USA, March 2008. View at Publisher · View at Google Scholar · View at Scopus
  23. A. Ebrahim, K. Benkrid, X. Iturbe, and C. Hong, “Multiple-clone configuration of relocatable partial bitstreams in Xilinx Virtex FPGAs,” in Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems (AHS '13), pp. 178–183, Torino, Italy, June 2013. View at Publisher · View at Google Scholar · View at Scopus
  24. U. Legat, A. Biasizzo, and F. Novak, “SEU recovery mechanism for SRAM-Based FPGAs,” IEEE Transactions on Nuclear Science, vol. 59, no. 5, pp. 2562–2571, 2012. View at Publisher · View at Google Scholar · View at Scopus
  25. C. Schuck, B. Haetzer, and J. Becker, “An interface for a decentralized 2D reconfiguration on Xilinx Virtex-FPGAs for organic computing,” International Journal of Reconfigurable Computing, vol. 2009, Article ID 273791, 11 pages, 2009. View at Publisher · View at Google Scholar
  26. Xilinx, Partial Reconfiguration User Guide UG702 (V14.7), Xilinx, 2013.
  27. Xilinx, Command Line Tools User Guide UG628 (v 14.7), Xilinx, San Jose, Calif, USA, 2013.
  28. Xilinx, Virtex-5 FPGA Configuration Guide UG191 (V3.11), Xilinx, 2012.
  29. Xilinx, ChipScope Pro Software and Cores, Xilinx, San Jose, Calif, USA, 2012.
  30. Xilinx, Xilinx Kintex-7 FPGA KC705 Evaluation Kit, Xilinx, San Jose, Calif, USA, 2015.
  31. Opencores, “AES project,” 2015, http://opencores.org/project.