High Efficiency Generalized Parallel Counters for Look-Up Table Based FPGAs

Figure 14

Area usage for filters based on different GPCs on Kintex-7 FPGA. with area as optimization goal. with speed as optimization goal.