High Efficiency Generalized Parallel Counters for Look-Up Table Based FPGAs

Figure 2

Xilinx 6-input dual LUT for 5th-, 6th-, and 7th-generation FPGAs.