High Efficiency Generalized Parallel Counters for Look-Up Table Based FPGAs

Figure 8

Covering for (0, 6; 3) GPC. (a) Combined network. (b) Restructuring for optimal covering.

(a)

(b)