Table of Contents Author Guidelines Submit a Manuscript
Letter to the Editor
International Journal of Reconfigurable Computing
Volume 2015, Article ID 518272, 16 pages
http://dx.doi.org/10.1155/2015/518272
Research Article

High Efficiency Generalized Parallel Counters for Look-Up Table Based FPGAs

Department of Computer Science & Engineering, National Institute of Technology Srinagar, Jammu and Kashmir 190006, India

Received 29 June 2015; Revised 1 September 2015; Accepted 20 September 2015

Academic Editor: Martin Margala

Copyright © 2015 Burhan Khurshid and Roohie Naaz Mir. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. S. Mirzaei, A. Hosangadi, and R. Kastner, “High speed FIR filter implementation using add and shift method,” in Proceedings of the International Conference on Computer Design, pp. 1–4, San Jose, Calif, USA, October 2006.
  2. C.-Y. Chen, S.-Y. Chien, Y.-W. Huang, T.-C. Chen, T.-C. Wang, and L.-G. Chen, “Analysis and architecture design of variable block-size motion estimation for H.264/AVC,” IEEE Transactions on Circuits and Systems I, vol. 53, no. 3, pp. 578–593, 2006. View at Publisher · View at Google Scholar · View at Scopus
  3. L. Dadda, “Some schemes for parallel multipliers,” Alta Frequenza, vol. 34, pp. 349–356, 1965. View at Google Scholar
  4. O. Kwon, K. Nowka, and E. E. Swartzlander Jr., “A 16-bit by 16-bit MAC design using fast 5:3 compressor cells,” Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, vol. 31, no. 2, pp. 77–89, 2002. View at Publisher · View at Google Scholar · View at Scopus
  5. H. Mora Mora, J. Mora Pascual, J. L. Sánchez Romero, and F. Pujol López, “Partial production reduction based on lookup tables,” in Proceedings of the International Conference on VLSI Design, pp. 399–404, Hyderabad, India, January 2006.
  6. J. Põldre and K. Tammemäe, “Reconfigurable multiplier for Virtex FPGA family,” in Field Programmable Logic and Applications: International Workshop on Field-Programmable Logic and Applications, Glasgow, UK, vol. 1673 of Lecture Notes in Computer Science, pp. 359–364, Springer, Berlin, Germany, 1999. View at Publisher · View at Google Scholar
  7. C. S. Wallace, “A suggestion for a fast multiplier,” IEEE Transactions on Electronic Computers, vol. 13, no. 1, pp. 14–17, 1964. View at Publisher · View at Google Scholar
  8. H. Parandeh-Afshar, A. Neogy, P. Brisk, and P. Ienne, “Compressor tree synthesis on commercial high-performance FPGAs,” ACM Transactions on Reconfigurable Technology and Systems, vol. 4, no. 4, article 39, 2011. View at Publisher · View at Google Scholar · View at Scopus
  9. H. Parandeh-Afshar, P. Brisk, and P. Ienne, “Efficient synthesis of compressor trees on FPGAs,” in Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC '08), pp. 138–143, IEEE, Seoul, Republic of Korea, March 2008. View at Publisher · View at Google Scholar · View at Scopus
  10. H. Parandeh-Afshar, P. Brisk, and P. Ienne, “Exploiting fast carry-chains of FPGAs for designing compressor trees,” in Proceedings of the 19th International Conference on Field Programmable Logic and Applications, pp. 242–249, Prague, Czech Republic, August 2009.
  11. H. Parandeh-Afshar, P. Brisk, and P. Ienne, “Improving synthesis of compressor trees on FPGAs via integer linear programming,” in Proceedings of the Design, Automation and Test in Europe (DATE '08), pp. 1256–1261, IEEE, Munich, Germany, March 2008. View at Publisher · View at Google Scholar · View at Scopus
  12. T. Matsunaga, S. Kimura, and Y. Matsunaga, “Power and delay aware synthesis of multi-operand adders targeting LUT-based FPGAs,” in Proceedings of the 17th IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED '11), pp. 217–222, Fukuoka, Japan, August 2011. View at Publisher · View at Google Scholar · View at Scopus
  13. T. Matsunaga, S. Kimura, and Y. Matsunaga, “Multi-operand adder synthesis targeting FPGAs,” IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, vol. 94, no. 12, pp. 2579–2586, 2011. View at Publisher · View at Google Scholar · View at Scopus
  14. T. Matsunaga, S. Kimura, and Y. Matsunaga, “An exact approach for gpc-based compressor tree synthesis,” IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, vol. E96-A, no. 12, pp. 2553–2560, 2013. View at Publisher · View at Google Scholar · View at Scopus
  15. M. Kumm and P. Zipf, “Efficient high speed compression trees on xilinx FPGAs,” in Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV '14), Böblingen, Germany, March 2014.
  16. M. Kumm and P. Zipf, “Pipelined compressor tree optimization using integer linear programming,” in Proceedings of the 24th International Conference on Field Programmable Logic and Applications, pp. 1–8, IEEE, Munich, Germany, September 2014. View at Publisher · View at Google Scholar · View at Scopus
  17. Altera Corporation, Stratix-IV Device Handbook, vol. 1, Altera Corporation, 2015.
  18. Xilinx Corporation, Virtex-5 Family Overview LX, LXT, and SXT Platforms, Xilinx Inc, San Jose, Calif, USA, 2010.
  19. Xilinx Corporation, Virtex-6 FPGA Data Sheet, Xilinx Inc, San Jose, Calif, USA, 2010.
  20. http://www.xilinx.com/.
  21. I. Kuon and J. Rose, “Measuring the gap between FPGAs and ASICs,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 2, pp. 203–215, 2007. View at Publisher · View at Google Scholar · View at Scopus