Low Latency Network-on-Chip Router Microarchitecture Using Request Masking Technique

Figure 12

The input port buffer block diagram.