Core-Level Modeling and Frequency Prediction for DSP Applications on FPGAs

Figure 2

CMD methodology and FDTE model (dotted lines indicate iterative processes).