Core-Level Modeling and Frequency Prediction for DSP Applications on FPGAs

Figure 8

Example partition of a logic block diagram with 6 blocks (B1–B6).