A Scalable Unsegmented Multiport Memory for FPGA-Based Systems

<div>The above 2 sets of memory banks illustrate a simple addressing scheme and an interleaving addressing scheme. Certainly more complex addressing/hashing exists but is beyond the scope of this paper.</div>

International Journal of Reconfigurable Computing

fig6

Figure 6

Figure 6: A Scalable Unsegmented Multiport Memory for FPGA-Based Systems 