An FPGA-Based Quantum Computing Emulation Framework Based on Serial-Parallel Architecture

Figure 17

Resource utilization for different fixed point formats used.

(a) Logic element usage

(b) Register usage

(c) DSP block usage