International Journal of Reconfigurable Computing / 2016 / Article / Tab 1

Research Article

FPGA Based High Speed SPA Resistant Elliptic Curve Scalar Multiplier Architecture

Table 1

Operation codes for unified Add/Sub/Mul unit.

Logic operation OpcodeShared logicUnshared logic

GF addition 00
GF subtraction 01
GF multiplication 10

We are committed to sharing findings related to COVID-19 as quickly and safely as possible. Any author submitting a COVID-19 paper should notify us at help@hindawi.com to ensure their research is fast-tracked and made available on a preprint server as soon as possible. We will be providing unlimited waivers of publication charges for accepted articles related to COVID-19. Sign up here as a reviewer to help fast-track new submissions.