Figure 5: Hardware architecture of motion estimation core.