Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2017, Article ID 2410408, 12 pages
https://doi.org/10.1155/2017/2410408
Research Article

Efficient Realization of BCD Multipliers Using FPGAs

1Department of Electrical and Computer Engineering, Royal Military College of Canada, Kingston, ON, Canada
2Department of Computer Engineering, École Polytechnique de Montréal, Montréal, QC, Canada

Correspondence should be addressed to Dhamin Al-Khalili; ac.cmr@d-ililahkla

Received 22 October 2016; Revised 2 February 2017; Accepted 9 February 2017; Published 6 March 2017

Academic Editor: Seda Ogrenci-Memik

Copyright © 2017 Shuli Gao et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. IEEE Computer Society, “IEEE 754-2008 Standard for Floating-Point Arithmetic,” August 2008 http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4610935.
  2. B. Hickmann, M. Schulte, and M. Erle, “Improved combined Binary/Decimal Fixed-Point multipliers,” in Proceedings of the 26th IEEE International Conference on Computer Design (ICCD '08), pp. 87–94, Lake Tahoe, Calif, USA, October 2008. View at Publisher · View at Google Scholar · View at Scopus
  3. R. D. Kenney, M. J. Schulte, and M. A. Erle, “A high-frequency decimal multiplier,” in Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD '04), pp. 26–29, October 2004. View at Scopus
  4. J. Bhattacharya, A. Gupta, and A. Singh, “A high performance Binary to BCD converter for decimal multiplication,” in Proceedings of the IEEE International Symposium on VLSI Design Automation and Test (VLSI-DAT '10), pp. 315–318, Hyderabad, India, 2010.
  5. G. Jaberipur and A. Kaivani, “Binary-coded decimal digit multipliers,” IET Computers and Digital Techniques, vol. 1, no. 4, pp. 377–381, 2007. View at Publisher · View at Google Scholar · View at Scopus
  6. G. Jaberipur and A. Kaivani, “Improving the speed of parallel decimal multiplication,” IEEE Transactions on Computers, vol. 58, no. 11, pp. 1539–1552, 2009. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  7. T. Lang and A. Nannarelli, “A radix-10 combinational multiplier,” in Proceedings of the 40th Asilomar Conference on Signals, Systems, and Computers (ACSSC '06), pp. 313–317, November 2006. View at Publisher · View at Google Scholar · View at Scopus
  8. A. Vázquez, E. Antelo, and P. Montuschi, “A new family of high—performance parallel decimal multipliers,” in Proceedings of the 18th IEEE Symposium on Computer Arithmetic (ARITH '07), pp. 195–204, Montpellier, France, June 2007. View at Publisher · View at Google Scholar · View at Scopus
  9. A. Vázquez, E. Antelo, and P. Montuschi, “Improved design of high-performance parallel decimal multipliers,” IEEE Transactions on Computers, vol. 59, no. 5, pp. 679–693, 2010. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  10. A. Vazquez, E. Antelo, and J. D. Bruguera, “Fast radix-10 multiplication using redundant BCD codes,” IEEE Transactions on Computers, vol. 63, no. 8, pp. 1902–1914, 2014. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  11. A. Kaivani, L. Han, and S.-B. Ko, “Improved design of high-frequency sequential decimal multipliers,” Electronics Letters, vol. 50, no. 7, pp. 558–560, 2014. View at Publisher · View at Google Scholar · View at Scopus
  12. M. Zhu, A. M. Baker, and Y. Jiang, “On a parallel decimal multiplier based on hybrid 8421–5421 BCD recoding,” in Proceedings of the IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS '13), pp. 1391–1394, IEEE, Columbus, Ohio, USA, August 2013. View at Publisher · View at Google Scholar · View at Scopus
  13. M. Zhu and Y. Jiang, “An area-time efficient architecture for 16 x 16 decimal multiplications,” in Proceedings of the 10th International Conference on Information Technology: New Generations (ITNG '13), pp. 210–216, April 2013. View at Publisher · View at Google Scholar · View at Scopus
  14. L. Han and S.-B. Ko, “High-speed parallel decimal multiplication with redundant internal encodings,” Institute of Electrical and Electronics Engineers. Transactions on Computers, vol. 62, no. 5, pp. 956–968, 2013. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  15. H. C. Neto and M. P. Véstias, “Decimal multiplier on FPGA using embedded binary multipliers,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '08), pp. 197–202, September 2008. View at Publisher · View at Google Scholar · View at Scopus
  16. R. K. James, K. P. Jacob, and S. Sasi, “Performance analysis of double digit decimal multiplier on various FPGA logic families,” in Proceedings of the 5th Southern Conference on Programmable Logic (SPL '09), pp. 165–170, IEEE, São Carlos, Brazil, April 2009. View at Publisher · View at Google Scholar · View at Scopus
  17. O. D. Al-Khaleel, N. H. Tulić, and K. M. Mhaidat, “FPGA implementation of binary coded decimal digit adders and multipliers,” in Proceedings of the 8th International Symposium on Mechatronics and its Applications (ISMA '12), Sharjah, United Arab Emirates, April 2012. View at Publisher · View at Google Scholar · View at Scopus
  18. G. Sutter, E. Todorovich, G. Bioul, M. Vazquez, and J.-P. Deschamps, “FPGA implementations of BCD multipliers,” in Proceedings of the International Conference on ReConFigurable Computing and FPGAs (ReConFig '09), pp. 36–41, Quintana Roo, Mexico, December 2009. View at Publisher · View at Google Scholar · View at Scopus
  19. Á. Vázquez and F. De Dinechin, “Efficient implementation of parallel BCD multiplication in LUT-6 FPGAs,” in Proceedings of the International Conference on Field-Programmable Technology (FPT '10), pp. 126–133, December 2010. View at Publisher · View at Google Scholar · View at Scopus
  20. M. Véstias and H. Neto, “Parallel decimal multipliers and squarers using Karatsuba-Ofman's algorithm,” in Proceedings of the 15th Euromicro Conference on Digital System Design (DSD '12), pp. 782–788, Izmir, Turkey, September 2012. View at Publisher · View at Google Scholar · View at Scopus
  21. C. E. M. Guardia, “Implementation of a fully pipelined BCD multiplier in FPGA,” in Proceedings of the 8th Southern Programmable Logic Conference (SPL '12), pp. 1–6, March 2012. View at Publisher · View at Google Scholar · View at Scopus
  22. M. Baesler, S.-O. Voigt, and T. Teufel, “An IEEE 754-2008 decimal parallel and pipelined FPGA floating-point multiplier,” in Proceedings of the 20th International Conference on Field Programmable Logic and Applications (FPL '10), pp. 489–495, Milano, Italy, September 2010. View at Publisher · View at Google Scholar · View at Scopus
  23. Xilinx Inc, “Virtex-6 User Guide,” February 2012, http://www.xilinx.com/support/documentation/user_guides/ug364.pdf.
  24. S. Gao, D. Al-Khalili, and N. Chabini, “FPGA realization of high performance large size computational functions: multipliers and applications,” Analog Integrated Circuits and Signal Processing, vol. 70, no. 2, pp. 165–179, 2012. View at Publisher · View at Google Scholar · View at Scopus
  25. Binary-to-BCD Converter, Double-Dabble Binary-to-BCD Conversion Algorithm, http://www.tkt.cs.tut.fi/kurssit/1426/S12/Ex/ex4/Binary2BCD.pdf.