FPGA-Based Channel Coding Architectures for 5G Wireless Using High-Level Synthesis

Figure 11

High-level system schematic illustrating the fixed latency, parallel processing of the decoder cores.