Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2017, Article ID 3689308, 23 pages
https://doi.org/10.1155/2017/3689308
Research Article

FPGA-Based Channel Coding Architectures for 5G Wireless Using High-Level Synthesis

1Wireless Information Networking Laboratory, Rutgers University, New Brunswick, NJ 08902, USA
2National Instruments Corporation, Austin, TX 78759, USA

Correspondence should be addressed to Swapnil Mhaske; ude.sregtur@eksahm.linpaws

Received 10 December 2016; Revised 3 April 2017; Accepted 24 April 2017; Published 7 June 2017

Academic Editor: João Cardoso

Copyright © 2017 Swapnil Mhaske et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. B. Raaf, W. Zirwas, K.-J. Friederichs et al., “Vision for Beyond 4G broadband radio systems,” in Proceedings of the IEEE 22nd International Symposium on Personal, Indoor and Mobile Radio Communications, (PIMRC '11), pp. 2369–2373, IEEE, Toronto, Canada, September 2011. View at Publisher · View at Google Scholar · View at Scopus
  2. C. Berrou, A. Glavieux, and P. Thitimajshima, “Near Shannon limit error-correcting coding and encoding: turbo-codes,” in Proceedings of the IEEE International Conference on Communications, pp. 1064–1070, Geneve, Switzerland, May 1993. View at Scopus
  3. R. G. Gallager, “Low-Density Parity-Check Codes,” IRE Transactions on Information Theory, vol. 8, no. 1, pp. 21–28, 1962. View at Publisher · View at Google Scholar · View at Scopus
  4. “3GPP RAN WG1,” in 3rd Generation Partnership Project (3GPP), 2016, http://www.3gpp.org/specifications-groups/ran-plenary/ran1-radio-layer-1/home.
  5. H. Kee, S. Mhaske, D. Uliana et al., “Rapid and high-level constraint-driven prototyping using lab VIEW FPGA,” in Proceedings of 2014 IEEE Global Conference on Signal and Information Processing, GlobalSIP 2014, pp. 45–49, USA, December 2014. View at Publisher · View at Google Scholar · View at Scopus
  6. H. Kee, T. Ly, N. Petersen, J. Washington, H. Yi, and D. Blasig, “Compile time execution,” U.S. Patent 9 081 583, 2015. View at Google Scholar
  7. T. Riche, N. Petersen, H. Kee et al., “Convergence analysis of program variables,” U.S. Patent 9 189 215, 2015. View at Google Scholar
  8. H. Kee, H. Yi, T. Ly et al., “Correlation analysis of program structures,” U.S. Patent 9 489 181, 2016.
  9. T. Ly, S. Mhaske, H. Kee, A. Arnesen, D. Uliana, and N. Petersen, “Self-addressing memory,” U.S. Patent 9 569 119, 2017.
  10. W. Ryan and S. Lin, Channel Codes: Classical and Modern, Cambridge University Press, Cambridge, 2009. View at Publisher · View at Google Scholar · View at MathSciNet
  11. Y. Sun and J. R. Cavallaro, “VLSI architecture for layered decoding of QC-LDPC codes with high circulant weight,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 21, no. 10, pp. 1960–1964, 2013. View at Publisher · View at Google Scholar · View at Scopus
  12. K. Zhang, X. Huang, and Z. Wang, “High-throughput layered decoder implementation for quasi-cyclic LDPC codes,” IEEE Journal on Selected Areas in Communications, vol. 27, no. 6, pp. 985–994, 2009. View at Publisher · View at Google Scholar · View at Scopus
  13. N. Onizawa, T. Hanyu, and V. C. Gaudet, “Design of high-throughput fully parallel LDPC decoders based on wire partitioning,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 18, no. 3, pp. 482–489, 2010. View at Publisher · View at Google Scholar · View at Scopus
  14. T. Mohsenin, D. N. Truong, and B. M. Baas, “A low-complexity message-passing algorithm for reduced routing congestion in {LDPC} decoders,” IEEE Transactions on Circuits and Systems. I. Regular Papers, vol. 57, no. 5, pp. 1048–1061, 2010. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  15. A. Balatsoukas-Stimming and A. Dollas, “FPGA-based design and implementation of a multi-GBPS LDPC decoder,” in Proceedings of 22nd International Conference on Field Programmable Logic and Applications, FPL 2012, pp. 262–269, nor, August 2012. View at Publisher · View at Google Scholar · View at Scopus
  16. V. A. Chandrasetty and S. M. Aziz, “FPGA implementation of high performance ldpc decoder using modified 2-bit Min-Sum algorithm,” in Proceedings of 2nd International Conference on Computer Research and Development, ICCRD 2010, pp. 881–885, mys, May 2010. View at Publisher · View at Google Scholar · View at Scopus
  17. R. Zarubica, S. G. Wilson, and E. Hall, “Multi-Gbps FPGA-based Low Density Parity Check (LDPC) decoder design,” in Proceedings of 50th Annual IEEE Global Telecommunications Conference, GLOBECOM 2007, pp. 548–552, usa, November 2007. View at Publisher · View at Google Scholar · View at Scopus
  18. P. Schläfer, C. Weis, N. Wehn, and M. Alles, “Design space of flexible multigigabit LDPC decoders,” VLSI Design, vol. 2012, Article ID 942893, 2012. View at Publisher · View at Google Scholar · View at Scopus
  19. J. Andrade, G. Falcao, and V. Silva, “Flexible design of wide-pipeline-based WiMAX QC-LDPC decoder architectures on FPGAs using high-level synthesis,” Electronics Letters, vol. 50, no. 11, pp. 839-840, 2014. View at Publisher · View at Google Scholar · View at Scopus
  20. F. Pratas, J. Andrade, G. Falcao, V. Silva, and L. Sousa, “Open the Gates: Using High-level Synthesis towards programmable LDPC decoders on FPGAs,” in Proceedings of 2013 1st IEEE Global Conference on Signal and Information Processing, GlobalSIP 2013, pp. 1274–1277, usa, December 2013. View at Publisher · View at Google Scholar · View at Scopus
  21. J. Andrade, F. Pratas, G. Falcao, V. Silva, and L. Sousa, “Combining flexibility with low power: Dataflow and wide-pipeline LDPC decoding engines in the Gbit/s era,” in Proceedings of 25th IEEE International Conference on Application-Specific Systems, Architectures and Processors, ASAP 2014, pp. 264–269, che, June 2014. View at Publisher · View at Google Scholar · View at Scopus
  22. E. Scheiber, G. H. Bruck, and P. Jung, “mplementation of an LDPC decoder for IEEE 802.11n using Vivado TM high-level synthesis,” in Proceedings of int. Conf. Electron., Signal Process. and Commun. Syst., pp. 45–48, 2013.
  23. H. Kee, D. Uliana, A. Arnesen et al., “A 2.06Gb/s LDPC decoder (exhibit floor demonstration),” in Proceedings of IEEE Global Commun. Conf., 2014, https://www.youtube.com/watch?v=o58keq-eP1A.
  24. D. Costello and S. Lin, Error Control Coding, Pearson, 2004.
  25. R. M. Tanner, “A recursive approach to low complexity codes,” Institute of Electrical and Electronics Engineers. Transactions on Information Theory, vol. 27, no. 5, pp. 533–547, 1981. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  26. L. Chen, J. Xu, I. Djurdjevic, and S. Lin, “Near-Shannon-limit quasi-cyclic low-density parity-check codes,” IEEE Transactions on Communications, vol. 52, no. 7, pp. 1038–1042, 2004. View at Publisher · View at Google Scholar · View at Scopus
  27. “EEE Std. for information technology--telecommunications and information exchange between LAN and MAN--Part 11: Wireless LAN medium access control (MAC) and physical layer (PHY) specifications,” in IEEE P802.11-REVmb/D12, pp. 1–2910, 2011.
  28. F. R. Kschischang, B. J. Frey, and H.-A. Loeliger, “Factor graphs and the sum-product algorithm,” Institute of Electrical and Electronics Engineers. Transactions on Information Theory, vol. 47, no. 2, pp. 498–519, 2001. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  29. E. Sharon, S. Litsyn, and J. Goldberger, “Efficient serial message-passing schedules for {LDPC} decoding,” Institute of Electrical and Electronics Engineers. Transactions on Information Theory, vol. 53, no. 11, pp. 4076–4091, 2007. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  30. M. M. Mansour and N. R. Shanbhag, “High-throughput LDPC decoders,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 11, no. 6, pp. 976–996, 2003. View at Publisher · View at Google Scholar · View at Scopus
  31. J. Chen and M. Fossorier, “Near optimum universal belief propagation based decoding of LDPC codes and extension to turbo decoding,” in IEEE Int. Symp. Inf. Theory, p. 189, June 2001.
  32. National Instruments Corp., LabVIEW Communications System Design Suite Overview, 2014, http://www.ni.com/white-paper/52502/en/.
  33. J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann, 1995.
  34. Q. Liu, T. Todman, and W. Luk, “Combining optimizations in automated low power design,” in Proceedings of Design, Automation and Test in Europe Conference and Exhibition, pp. 1791–1796, March 2010. View at Scopus
  35. K. K. Gunnam, G. S. Choi, M. B. Yeary, and M. Atiquzzaman, “VLSI architectures for layered decoding for irregular LDPC codes of WiMax,” in Proceedings of 2007 IEEE International Conference on Communications, ICC'07, pp. 4542–4547, gbr, June 2007. View at Publisher · View at Google Scholar · View at Scopus
  36. “IEEE standard for wireless MAN-advanced air interface for broadband wireless access systems,” IEEE Std 802.16.1-2012, 2012.
  37. S. Mhaske, H. Kee, T. Ly, A. Aziz, and P. Spasojevic, “High-throughput FPGA-based QC-LDPC decoder architecture,” in Proceedings of 82nd IEEE Vehicular Technology Conference, VTC Fall 2015, usa, September 2015. View at Publisher · View at Google Scholar · View at Scopus
  38. S. Mhaske, D. Uliana, H. Kee, T. Ly, A. Aziz, and P. Spasojevic, “A 2.48Gb/s FPGA-based QC-LDPC decoder: An algorithmic compiler implementation,” in Proceedings of 36th IEEE Sarnoff Symposium, Sarnoff 2015, pp. 88–93, usa, September 2015. View at Publisher · View at Google Scholar · View at Scopus
  39. D. Chase, “Code combining—a maximum-likelihood decoding approach for combining and arbitrary number of noisy packets,” IEEE Transactions on Communications, vol. 33, no. 5, pp. 385–393, 1985. View at Publisher · View at Google Scholar · View at Scopus
  40. S. Mhaske, H. Kee, T. Ly, and P. Spasojevic, “FPGA-accelerated simulation of a hybrid-ARQ system using high level synthesis,” in Proceedings of 2016 IEEE 37th Sarnoff Symposium, pp. 19–21, Newark, NJ, USA, September 2016. View at Publisher · View at Google Scholar
  41. N. I. Rafla and B. L. Davis, “A study of finite state machine coding styles for implementation in FPGAs,” in Proceedings of 2006 49th Midwest Symposium on Circuits and Systems, MWSCAS'06, pp. 337–341, pri, August 2007. View at Publisher · View at Google Scholar · View at Scopus
  42. B. Young, S. Mhaske, and P. Spasojevic, “Rate compatible IRA codes using row splitting for 5G wireless,” in Proceedings of 2015 49th Annual Conference on Information Sciences and Systems, CISS 2015, usa, March 2015. View at Publisher · View at Google Scholar · View at Scopus