FPGA-Based Channel Coding Architectures for 5G Wireless Using High-Level Synthesis

Table 2

Arbitrary submatrix in , , illustrating the opportunity to parallelize NPUs.

	0		0	1	0		0
	0		0	0	1		0
	0		0	0	0		0
	0		1	0	0		0