Software-Defined Radio FPGA Cores: Building towards a Domain-Specific Language

Figure 2

An overall architecture of a DSP IP core.