Figure 2: An overall architecture of a DSP IP core.