Software-Defined Radio FPGA Cores: Building towards a Domain-Specific Language

Figure 21

A block diagram showing experimental setup for DAC interface core.