Software-Defined Radio FPGA Cores: Building towards a Domain-Specific Language

Figure 23

A block diagram of the analog RF front-end.