International Journal of Reconfigurable Computing

Research Article

Software-Defined Radio FPGA Cores: Building towards a Domain-Specific Language

Figure 8

An architecture of the DDC IP core.