A High-Level Synthesis Scheduling and Binding Heuristic for FPGA Fault Tolerance

Figure 8

Execution times of the three approaches in the benchmark set under a 2x normalized latency constraint and a 100% EC constraint.