Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2017, Article ID 5419767, 17 pages
https://doi.org/10.1155/2017/5419767
Research Article

A High-Level Synthesis Scheduling and Binding Heuristic for FPGA Fault Tolerance

1Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL 32611, USA
2National Instruments Corp., 11500 N Mopac Expwy, Austin, TX 78759, USA

Correspondence should be addressed to David Wilson; ude.lfu@nosliw.d

Received 31 March 2017; Revised 2 July 2017; Accepted 11 July 2017; Published 21 August 2017

Academic Editor: Michael Hübner

Copyright © 2017 David Wilson et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. N. Wulf, A. D. George, and A. Gordon-Ross, “Memory-aware optimization of FPGA-based space systems,” in Proceedings of the IEEE Aerospace Conference (AERO '15), pp. 1–13, IEEE, March 2015. View at Publisher · View at Google Scholar · View at Scopus
  2. M. Wirthlin, “High-reliability FPGA-based systems: space, high-energy physics, and beyond,” Proceedings of the IEEE, vol. 103, no. 3, pp. 379–389, 2015. View at Publisher · View at Google Scholar · View at Scopus
  3. M. J. Wirthlin, “FPGAs operating in a radiation environment: Lessons learned from FPGAs in space,” Journal of Instrumentation, vol. 8, no. 2, Article ID C02020, 2013. View at Publisher · View at Google Scholar · View at Scopus
  4. S. Golshan, H. Kooti, and E. Bozorgzadeh, “SEU-aware high-level data path synthesis and layout generation on SRAM-based FPGAs,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 30, no. 6, pp. 829–840, 2011. View at Publisher · View at Google Scholar · View at Scopus
  5. A. Shastri, G. Stitt, and E. Riccio, “A scheduling and binding heuristic for high-level synthesis of fault-tolerant FPGA applications,” in Proceedings of the 26th IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP '15), pp. 202–209, July 2015. View at Publisher · View at Google Scholar · View at Scopus
  6. A. Antola, V. Piuri, and M. Sami, “High-level synthesis of data paths with concurrent error detection,” in Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 292–300, Austin, Tex, USA, November 1998. View at Publisher · View at Google Scholar
  7. P. S. Ostler, M. P. Caffrey, D. S. Gibelyou et al., “SRAM FPGA reliability analysis for harsh radiation environments,” IEEE Transactions on Nuclear Science, vol. 56, no. 6, pp. 3519–3526, 2009. View at Publisher · View at Google Scholar · View at Scopus
  8. O. Héron, T. Arnaout, and H.-J. Wunderlich, “On the reliability evaluation of SRAM-based FPGA designs,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '05), pp. 403–408, August 2005. View at Publisher · View at Google Scholar · View at Scopus
  9. O. Boncalo, A. Amaricai, C. Spagnol, and E. Popovici, “Cost effective FPGA probabilistic fault emulation,” in Proceedings of the 32nd NORCHIP Conference (NORCHIP '14), pp. 1–4, October 2014. View at Publisher · View at Google Scholar · View at Scopus
  10. A. Janning, J. Heyszl, F. Stumpf, and G. Sigl, “A cost-effective FPGA-based fault simulation environment,” in Proceedings of the 8th International Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC '11), pp. 21–31, September 2011. View at Publisher · View at Google Scholar · View at Scopus
  11. J. McCollum, “ASIC versus antifuse FPGA reliability,” in Proceedings of the IEEE Aerospace Conference, pp. 1–11, March 2009. View at Publisher · View at Google Scholar · View at Scopus
  12. K. S. Morgan, D. L. McMurtrey, B. H. Pratt, and M. J. Wirthlin, “A comparison of TMR with alternative fault-tolerant design techniques for FPGAs,” IEEE Transactions on Nuclear Science, vol. 54, no. 6, pp. 2065–2072, 2007. View at Publisher · View at Google Scholar · View at Scopus
  13. C. Bolchini, A. Miele, and M. D. Santambrogio, “TMR and partial dynamic reconfiguration to mitigate SEU faults in FPGAs,” in Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, DFT 2007, pp. 87–95, September 2007. View at Publisher · View at Google Scholar · View at Scopus
  14. J. M. Johnson and M. J. Wirthlin, “Voter insertion algorithms for FPGA designs using triple modular redundancy,” in Proceedings of the 18th Annual ACM SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA '10), pp. 249–258, ACM, Monterey, Calif, USA, February 2010. View at Publisher · View at Google Scholar · View at Scopus
  15. P. G. Paulin and J. P. Knight, “Scheduling and binding algorithms for high-level synthesis,” in Proceedings of the 26th ACM/IEEE conference, pp. 1–6, June 1989. View at Publisher · View at Google Scholar
  16. C.-T. Hwang, J.-H. Lee, and Y.-C. Hsu, “A formal approach to the scheduling problem in high level synthesis,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 10, no. 4, pp. 464–475, 1991. View at Publisher · View at Google Scholar · View at Scopus
  17. P. Coussy, D. D. Gajski, M. Meredith, and A. Takach, “An introduction to high-level synthesis,” IEEE Design and Test of Computers, vol. 26, no. 4, pp. 8–17, 2009. View at Publisher · View at Google Scholar · View at Scopus
  18. S. Tosun, N. Mansouri, E. Arvas, M. Kandemir, and Y. Xie, “Reliability-centric high-level synthesis,” in Proceedings of the Design, Automation and Test in Europe (DATE '05), vol. 2, pp. 1258–1263, March 2005. View at Publisher · View at Google Scholar · View at Scopus
  19. X. Chen, W. Yang, M. Zhao, and J. Wang, “HLS-based sensitivity-inductive soft error mitigation for satellite communication systems,” in Proceedings of the 22nd IEEE International Symposium on On-Line Testing and Robust System Design (IOLTS '16), pp. 143–148, July 2016. View at Publisher · View at Google Scholar · View at Scopus
  20. M. B. Hammouda, P. Coussy, and L. Lagadec, “A unified design flow to automatically generate on-chip monitors during high-level synthesis of hardware accelerators,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 36, no. 3, pp. 384–397, 2017. View at Publisher · View at Google Scholar
  21. S. Hadjis, A. Canis, J. H. Anderson et al., “Impact of FPGA architecture on resource sharing in high-level synthesis,” in Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '12), pp. 111–114, ACM, Monterey, Calif, USA, February 2012. View at Publisher · View at Google Scholar · View at Scopus
  22. A. F. Dos Santos, L. A. Tambara, F. Benevenuti, J. Tonfat, and F. L. Kastensmidt, “Applying TMR in hardware accelerators generated by high-level synthesis design flow for mitigating multiple bit upsets in SRAM-based FPGAs,” in Applied Reconfigurable Computing, pp. 202–213, Springer, 2017. View at Google Scholar
  23. H. Quinn, D. Roussel-Dupre, M. Caffrey et al., “The cibola flight experiment,” ACM Transactions on Reconfigurable Technology and Systems, vol. 8, no. 1, article no. 3, 2015. View at Publisher · View at Google Scholar · View at Scopus
  24. A. Orailoglu and R. Karri, “Automatic synthesis of self-recovering VLSI systems,” IEEE Transactions on Computers, vol. 45, no. 2, pp. 131–142, 1996. View at Publisher · View at Google Scholar · View at Scopus
  25. K. Kyriakoulakos and D. Pnevmatikatos, “A novel SRAM-based FPGA architecture for efficient TMR fault tolerance support,” in Proceedings of the International Conference on Field Programmable Logic and Applications, pp. 193–198, August 2009. View at Publisher · View at Google Scholar · View at Scopus
  26. T. Inoue, H. Henmi, Y. Yoshikawa, and H. Ichihara, “High-level synthesis for multi-cycle transient fault tolerant datapaths,” in Proceedings of the IEEE 17th International On-Line Testing Symposium (IOLTS '11), pp. 13–18, July 2011. View at Publisher · View at Google Scholar · View at Scopus
  27. P. G. Paulin and J. P. Knight, “Force-directed scheduling for the behavioral synthesis of ASIC's,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 8, no. 6, pp. 661–679, 1989. View at Publisher · View at Google Scholar · View at Scopus
  28. F. J. Kurdahi and A. C. Parker, “Real: a program for register allocation,” in Proceedings of the 24th ACM/IEEE Design Automation Conference, pp. 210–215, June 1987. View at Publisher · View at Google Scholar
  29. A. Hashimoto and J. Stevens, “Wire routing by optimizing channel assignment within large apertures,” in Proceedings of the 8th Design Automation Workshop (DAC '71), pp. 155–169, ACM, Atlantic City, NJ, USA, June 1971. View at Publisher · View at Google Scholar
  30. A. Canis, J. Choi, M. Aldham et al., “LegUp: high-level synthesis for FPGA-based processor/accelerator systems,” in Proceedings of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA '11), pp. 33–36, ACM, Monterey, Calif, USA, March 2011. View at Publisher · View at Google Scholar · View at Scopus
  31. J. A. Vite-Frias, R. D. J. Romero-Troncoso, and A. Ordaz-Moreno, “VHDL core for 1024-point radix-4 FFT computation,” in Proceedings of the proceedings of the IEEE International Conference on Reconfigurable Computing and FPGAs (RECONFIG '05), pp. 4–24, Puebla, Mexico, September 2005. View at Publisher · View at Google Scholar · View at Scopus
  32. J. Hu, Solution of partial differential equations using reconfigurable computing [PhD. thesis], The University of Birmingham, 2010.
  33. J. Coole and G. Stitt, “Fast, flexible high-level synthesis from OpenCL using reconfiguration contexts,” IEEE Micro, vol. 34, no. 1, pp. 42–53, 2014. View at Publisher · View at Google Scholar · View at Scopus